Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
V
varnish-cache
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
varnishcache
varnish-cache
Commits
a3a5d2f6
Commit
a3a5d2f6
authored
Apr 11, 2021
by
Poul-Henning Kamp
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Cast %ju argument to uintmax_t
Closes: #3570
parent
cb36d6aa
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
2 deletions
+3
-2
vmod_debug_acl.c
vmod/vmod_debug_acl.c
+3
-2
No files found.
vmod/vmod_debug_acl.c
View file @
a3a5d2f6
...
...
@@ -245,7 +245,8 @@ xyzzy_time_acl(VRT_CTX, VCL_ACL acl, VCL_IP ip0, VCL_IP ip1,
}
t1
=
VTIM_mono
();
VSLb
(
ctx
->
vsl
,
SLT_Debug
,
"Timed ACL: %.9f -> %.9f = %.9f %.9f/round, %.9f/IP %jd IPs"
,
t0
,
t1
,
t1
-
t0
,
(
t1
-
t0
)
/
turnus
,
(
t1
-
t0
)
/
asw
->
count
,
asw
->
count
);
"Timed ACL: %.9f -> %.9f = %.9f %.9f/round, %.9f/IP %ju IPs"
,
t0
,
t1
,
t1
-
t0
,
(
t1
-
t0
)
/
turnus
,
(
t1
-
t0
)
/
asw
->
count
,
(
uintmax_t
)
asw
->
count
);
return
((
t1
-
t0
)
/
asw
->
count
);
}
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment