Get the sign/logic right

fd06bc03 · Poul-Henning Kamp · 5332d212 · fd06bc03
Commit fd06bc03 authored Jan 16, 2018 by Poul-Henning Kamp
Hide whitespace changes
Inline Side-by-side

Showing with 1 addition and 1 deletion

vtc_process.c bin/varnishtest/vtc_process.c +1 -1

No files found.
--- a/bin/varnishtest/vtc_process.c
+++ b/bin/varnishtest/vtc_process.c
@@ -324,7 +324,7 @@ process_thread(void *priv)
 	if (p->expect_signal >= 0 && sig != p->expect_signal)
 		vtc_fatal(p->vl, "Expected signal %d got %d",
 			p->expect_signal, sig);
-	else if (sig && sig != p->expect_signal)
+	else if (sig != 0 && sig != -p->expect_signal)
 		vtc_fatal(p->vl, "Expected signal %d got %d",
 			-p->expect_signal, sig);
 	if (ext != p->expect_exit)